The project implemented the following paper - 

Mehta, M., Parmar, V. and Swartzlander, E., 1991, June. High-speed multiplier design using multi-input counter and compressor circuits. In Proceedings 10th IEEE Symposium on Computer Arithmetic (pp. 43-50). IEEE.